


Form PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. M122-1789		SERIAL NO. 09/976,624	
<div style="text-align: center;">  <p>LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)</p> </div>				APPLICANT Werner Juengling et al.			
				FILING DATE October 12, 2001		GROUP 2813	
U.S. PATENT DOCUMENTS							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
EIL	AA	6,039,847	03-2000	Chayahara et al.	—	—	
↑	AB	4,572,848	02-1986	Pollak et al.	—	—	
	AC	5,380,511	01-1995	Arahoru et al.	—	—	
	AD	6,184,572 B1	02-2001	Mountsier et al.	—	—	
	AE	5,165,991	11-1992	Fukuda et al.	—	—	
	AF	5,466,617	11-1995	Shannon	—	—	
	AG	5,061,514	10-1991	Boeglin	—	—	
	AH	6,495,458 B2	12-2002	Marsb	—	—	
	AI	6,448,187 B2	09-2002	Yau et al.	—	—	
	AJ	6,207,583 B1	03-2001	Dunne et al.	—	—	
↓	AK	6,204,172 B1	03-2001	Marsh	—	—	
ER	AL	5,736,459	04-1998	Tseng	—	—	
FOREIGN PATENT DOCUMENTS							
		Document Number	Date	Country	Class	Subclass	Translation
							Yes No
	AM						
	AN						
	AO						
	AP						
	AO						
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)							
EIL	AR			Gayet, et al., Translation of EP 0923125 A1, "Process For Making Metal Interconnections In Integrated Circuits" 6/1999			
EIL	AS			Wolf, et al. Silicon Processing for the VLSI Era, Vol. I-Process Technology, Lattice Press: Sunset Beach CA, 1986, pp. 428-429.			
	AT						
EXAMINER <i>EIL</i>				DATE CONSIDERED 2/28/04			
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							